This paper provides a brief overview of a processing satellite for a mesh very-small-aperture (VSAT) communications network; describes the multichannel error correction code (ECC) decoder system, the uplink signal generation and link simulation equipment, and the time-shared decoder; discusses the testing; and recommends applications of the time-shared decoder.
Presently, NASA is proceeding with a project to incorporate a time-shared decoder into the mesh VSAT onboard-processing (OBP) architecture. The primary goal is to demonstrate a timeshared decoder for a regenerative satellite using asynchronous, frequency-division multiple access (FDMA) uplink channels, thereby identifying hardware and power requirements and faulttolerant issues that must be addressed in a operational system. A secondary goal is to integrate and test, in a system environment, two NASA-sponsored, proof-of-concept hardware deliverables:
the Harris Corp. high-speed Bose Chaudhuri-Hocquenghem (BCH) codec 6 and the TRW multichannel demultiplexer/demodulator. 7
A beneficial byproduct of this project is the development of flexible multichannel uplink signal generation equipment.
Error Cgrrection Code Coding Formats
Convolutional, linear block, and concatenated codes were all considered for the time-shared decoder. Also considered in the design tradeoffs was whether or not to use a "unique word."
Although adding a unique word adds overhead, the processing otherwise involved to resolve encoder word ambiguity was considered impractical for all coding formats--particularly when considering the number of channels in an operational system.
Therefore, we chose to use a unique word to simplify the overall processing.
A convolutional codec does not require unique words and tends to work well for dedicated channels.
However, a convolutional codec, by architecture, is rather difficult to time share. In fact, one of the strengths of the convolutional codec is that, for a dedicated channel, one can begin decoding in midstream and after some degradation in the first few decoded bits the codec stabilizes and performs as expected. However, to time share a convolutional codec, the state of the codec must be saved for each channel. The codec is restored to the specified channel's previous state every time that channel's data are to be processed. A concatenated code was considered overly complex to implement relative to a linear block code; therefore the concept was discarded.
Multichannel Error Correction Code System
The multichannel error correction code system consists of a bit-error-rate test set, uplink signal generation equipment, a multichannel demultiplexer/demodulator (MCDD) including radiofrequency link simulation equipment, and the time-shared decoder ( Fig. 2 ).
Bit-Error-Rate Test Set
The bit-error-rate test set is an off-the-shelf test set capable of generating pseudo-random data at approximately 64 kbps.
Uplink Signal Generation Equipment
The uplink signal generation equipment consists of a multichannel error correction code (ECC) encoder card, four digital modulator cards, a digital combiner/upconverter unit, and clock and mixing signal generation cards.
Computer Control
The entire system is controlled by a personal computer that interfaces to the multichannel ECC decoder hardware through a parallel printer port. Control is based on the serial protocol channel (SPC) principle? Major functions are controlled through a three-line serial interface consisting of clock, data, and mode using '818 double-buffered, serial-to-parallel, eight-bit shift registers. These registers may be cascaded to create various-length control words. Three of the eight printer port lines are assigned as clock, data, and mode select. The other five lines are used for addressing, providing up to 32 possible control addresses.
Control Distribution CaId
The control distribution card serves as an interface between individual multichannel ECC decoder cards and a personal computer through the parallel printer port. The card decodes the fivebit address lines from the parallel port and transmits the three SPC lines to the proper card. In addition, the control distribution card sends power-on and computer-generated reset signals to individual cards. This procedure is necessary because much of the multichannel ECC decoder logic is implemented by microcoded state machines that must be initialized.
Clock Distribution Card
The Within the first EMT the 16.384-MHz frequency is used to generate clocks at the uncoded and coded data rates. These rates are programmed by the second of two SPC interfaces. Each clock (encode rate or decode rate) is generated by preloading a countdown counter circuit with a 16-bit value held in the SPC buffer.
The outputs of the counters are compared with the high 15 bits of the SPC buffer to create a near 50-percent-duty-cycle clock. The countdown counters are reloaded after reaching a count of zero.
Within the second EMT the 16.386-MHz clock is simply buffered and distributed across the back plane ( The modulator consists of an input-interface section, a serialto-parallel (S/P) and interpolation section, a pulse-shaping filter, and a digital baseband upconverter section (Fig. 6 ). System timing on this card is derived from a 16.384-MHz clock.
The modulator's input-interface section will accept symbol inputs as a continuous stream or in bursts of up to 512 symbols in length. The input source must ensure that the average symbol creation rate equals the production rate. The modulator provides a 50-percent-duty-cycle symbol clock whose frequency equals The digital weight and combined processing is implemented by a single digital four-port, multiply-and-add device. Each port of the device accepts a data stream from one of the modulator cards and a gain coefficient from one of the DCU card's computer control interface ports. The coefficients allow each port's gain to be adjusted by +_3 dB relative to a 0-dB reference value. Each modulator output channel can be disabled by programming its associated gain coefficient to zero. In addition, a gain correction PROM allows corrections to be implemented for small variations in gain due to analog circuit resistor tolerances, differences between the two DCU cards, amplitude imbalance of the two-way combiner paths, and other factors. The two most significant bits of the PROM are established through computer control by using the SPC interface, thus allowing as many as four different gain adjustment tables to be applied to the digital data prior to analog reconstruction.
The analog input buffer ensures that the DAC board's output driver circuit and transmission line path are properly terminated.
It also provides matching and input gain adjustment for the reconstruction filtering circuit. two-way combiner, thus forming the composite radiofrequency signal (Fig. 9) .
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is configured to operate on a DE--OQPSK signal. The demodulator outputs the following signals to the time-shared decoder: a 11.52-MHz clock, serial data (one bit indicating that valid data are available), and five bits of channel identification indicating which of 32 channels the data are associated with (Fig. 10) .
Time-Shared Decoder
The time-shared decoder consists of a unique-word detector card, an encoder block-builder card, a multichannei ECC timeshared decoder card, and a data switch interface card. The unique-word detector (UWD) card has been designed to detect the presence of a unique word concurrently in as many as 32 data channels.
Unique-Word Detector
The UWD identifies the beginning of data packets for each of 32 channels and notifies the encoder blockbuilder card when a block has been identified and in which channel that block resides. The UWD board outputs feed the encoder block-builder card and are a delayed version of the demodulator outputs with an additional "valid correlation" signal ( value is used to determine how many correct bits of a unique word must be received before a "valid correlation" occurs. The threshold may be set from 1 to 31 bits.
Encoder Block Builder
The encoder block builder (BLK) concurrently builds up each block for 32 separate channels and notifies the multichannel ECC decoder when a full block of data is available for decoding and in which channel it resides (Fig. 12) .
Upon initialization the address ALU, the dual-port randomaccess memory (RAM), and block identification FIFO are cleared.
The BLK waits for a valid correlation signal from the UWD. The next time that channel has data available the BLK begins building up a data block. Two microcode-controlled ALU's, a dual-port RAM, and a FIFO perform the block building. One ALU, the data ALU, is used to build up eight-bit bytes of data, two bits at a time, using the S/P function of the ALU. This data ALU builds and stores eight-bit bytes for all 32 channels concurrently. Once a byte of data has been built, those data are stored in the dual-port RAM.
The second ALU, the address ALU, is used to keep track of how many bits have been stored in the data ALU and to manage the memory addressing for the dual-port RAM. A count of one is added to the address ALU every time two bits of data axe stored in the data ALU. The two least significant bits out of the address ALU indicate how many bits are stored in the data ALU; the remaining bits are used as addresses to the dual-port RAM. The dual-port RAM acts as 32 individual ping-pong memories, one for each channel. While one-half of any channel's RAM is being written to, the other half is available for the multichannel ECC encoder to read (Fig. 13) . The FIFO is used to indicate when a full block of data is available. Upon initialization the FIFO is cleared and its "empty flag" is reset. As soon as a block has been built, the five channel identification bits along with an additional address bit are written into the FIFO, and its empty flag is set. The additional bit is used to indicate which half of the virtual pingpong memory should be read by the multichannel ECC decoder. The block length is controlled through the SPC interface. Once notified by the BLK that a full data block is available, the encoded block is read from the BLK, decoded, and stored in a dual-port RAM. The DSI is then notified that a decoded block of data is available. Storage of the decoded data in the MED is similar to storage of the encoded data in the BLK. A dual-port RAM is used to store the block, and a FIFO is used to pass the channel identifier bits along, with an additional bit indicating which half of the virtual ping-pong memory is to be read. For debug and link evaluation purposes a no-code option is available. The no-code option and the block lengths are computer controlled through the SPC interface (Fig. 14) .
Channel

Data Switch Interface
The data switch interface (DSI) converts the stored data in the MED to a format that can be used by either bit-error-rate test equipment or, in an operational system, by a circuit or packet switch. To interface the MED card with a bit-error-rate test set, an eight-bit parallel word from a specified channel is read from the MED and is parallel-to-serial (P/S) converted. The serial data and the uncoded data clock are passed on to the commercial bit-errorrate test set. To interface to a circuit switch, the DSI is configured as a bank of 32 P/S converters. To interface to a packet switch, the DSI has to synchronize all 32 data blocks so that the beginning of all the blocks would align. This procedure is memory intensive for an operational OBP system with as many as 1000 channels per uplink beam. Testing will be performed to characterize the information channels through the MCDD at various signal-to-noise levels. In addition, the MCDD has degraded guard channels that may be used for transmission with inferior performance. Therefore, the guard channels will also be characterized. Some parameters to be investi-gated included coding block length and adjacent-channel interference.
Recommendations
The time-shared decoder described in this paper was optimized for an asynchronous mesh, very-small-aperture network where individual Earth terminals access the satellite in a frequencydivision multiple access (FDMA) format and channels are not aligned at the satellite. This time-shared decoder has very good potential for application in an onboard-processing circuit switch environment because individual blocks of data can be processed and routed as soon as a full data block is available. Thus, the amount of storage memory required onboard is reduced. For applications to a packet switch in an asynchronous FDMA environment, the time-shared decoder system would have to be modified to align packets. This procedure would be prohibitively memory intensive and is not recommended. The problem, however, does not reside in the time-shared decoder but in the asynchronous uplink access scheme, which requires the onboard processing circuitry to align packets (refs. 1 to 3).
The time-shared decoder was implemented by using commercial 
